# STOMP

# Agile Evaluation of Scheduling Policies in Heterogeneous Multi-Processors

Augusto Vega

John-David Wellman Hubertus Franke Alper Buyuktosunoglu Pradip Bose

IBM T. J. Watson Research Center

Aporva Amarnath Hiwot Kassa Subhankar Pal Ronald Dreslinski

University of Michigan



# **Acknowledgment**

- Thanks to the many IBM colleagues who contribute to and support different aspects of this work + our esteemed university collaborators at Harvard, Columbia, and UIUC (Profs. David Brooks, Vijay Janapa Reddi, Gu-Yeon Wei, Luca Carloni, Ken Shepard, Sarita Adve, Vikram Adve, Sasa Misailovic) + many brilliant graduate students and postdocs!
- Special thanks to Dr. Thomas Rondeau, Program Manager of the DARPA MTO DSSoC Program

This research was developed, in part, with funding from the Defense Advanced Research Projects Agency (DARPA). The views, opinions and/or findings expressed are those of the authors and should not be interpreted as representing the official views or policies of the Department of Defense or the U.S. Government. This document is approved for public release: distribution unlimited.

# **Domain-Specific Systems – It All Starts Here**


Highly-heterogeneous applications

+

Performance needs
+

Power/energy-efficiency needs
+

Security/privacy needs



# **Domain-Specific Systems – It All Starts Here**

Highly-heterogeneous applications

+

**Performance needs** 

ł

**Power/energy-efficiency needs** 

+

**Security/privacy needs** 

SW+HW support for Cooperative Perception Conventional schedulers are **not optimized** for the characteristics
of heterogeneous chips which
calls for more intelligent and
efficient scheduling



## **Outline**

## 1. DARPA's Domain-Specific System on Chip (DSSoC) Program

Agile development of efficient and programmable SoCs

## 2. EPOCHS Agile Flow Methodology

Target: embedded processors for AVs

## 3. STOMP for Agile Evaluation of Scheduling Policies

And the AVSched suite of policies



## **Outline**

# 1. DARPA's Domain-Specific System on Chip (DSSoC) Program 💉



- Agile development of efficient and programmable SoCs

## 2. EPOCHS Agile Flow Methodology

Target: embedded processors for AVs

## 3. STOMP for Agile Evaluation of Scheduling Policies

And the AVSched suite of policies



# DARPA's Domain-Specific System on Chip (DSSoC) Program\*

Program Manager: Dr. Tom Rondeau

 Goal: to develop programable heterogeneous SoCs to significantly improve performance of applications within a domain

We target the domain of embedded chips for connected/autonomous cars

#### Cooperative perception

Cars exchange locally-generated maps


 Each vehicle merges its local map and the received ones in real time







software radio



24 Jul 2018 | 17:00 GMT

# DARPA Picks Its First Set of Winners in Electronics Resurgence Initiative

Teams announced in design, architecture, and materials and integration programs under the \$1.5 billion effort to remake U.S. electronics

By Samuel K. Moore



Source: IEEE Spectrum (July 2018)

\* https://www.darpa.mil/program/domain-specific-system-on-chip

## **Outline**

## 1. DARPA's Domain-Specific System on Chip (DSSoC) Program

Agile development of efficient and programmable SoCs

## 2. EPOCHS Agile Flow Methodology



- Target: embedded processors for AVs


## 3. STOMP for Agile Evaluation of Scheduling Policies

And the AVSched suite of policies




"EPOCHS" → our proposed solution for the design challenge presented by the DSSoC program

## **EPOCHS Agile Flow Methodology**



**Agile methodology** to quickly design and implement an <u>easily programmed</u> domain-specific SoC for real-time cognitive decision engines in connected vehicles

## **EPOCHS Agile Flow Methodology**




**Agile methodology** to quickly design and implement an easily programmed domain-specific SoC for real-time cognitive decision engines in connected vehicles


## **AV Application: ERA and Mini-ERA**

#### ERA: Cooperative perception for AVs

- Occupancy map generation and fusion
- DSRC-based V2V communication<sup>1</sup>








#### Mini-ERA:

- Scaled down-version of ERA
- Intended to drive the initial demonstration of our FPGA SoC prototype



1. https://github.com/bastibl/gr-ieee802-11



1:

## **Outline**

## 1. DARPA's Domain-Specific System on Chip (DSSoC) Program

Agile development of efficient and programmable SoCs

## 2. EPOCHS Agile Flow Methodology

Target: embedded processors for AVs


# 3. STOMP for Agile Evaluation of Scheduling Policies



And the AVSched suite of policies




## **EPOCHS Agile Flow Methodology**




**Agile methodology** to quickly design and implement an easily programmed domain-specific SoC for real-time cognitive decision engines in connected vehicles

#### **STOMP Overview**



# **STOMP Intrinsic Operation**

- STOMP consists of two integral parts:
  - Meta scheduler → responsible for application (DAG) pre-processing
  - Task scheduler → assigns ready tasks to available PEs to optimize target metrics
- Meta-Sched and Task-Sched communicate via two queues: ready and completed
- Input: directed acyclic-graphs (DAGs) of multiple tasks with associated real-time constraints (priority and deadline)




## **Meta Scheduler**

- Responsible for application (DAG) pre-processing:
  - Track dependencies, assign task ranks, etc.
- Keeps ready tasks ordered by "rank"
  - A task's rank can be computed in different ways
  - E.g. as a function of its criticality and deadline

$$Rank_i = \frac{Criticality_i}{Deadline_i}$$


- Drops non-critical DAGs if deadline is missed
  - All remaining tasks in the DAG are dropped
  - Help reduce task traffic in the system



## **Task Scheduler**

The user primarily defines the assignment actions: (here the task is scheduled to the fastest server type)

```
from stomp import BaseSchedulingPolicy
class SchedulingPolicy(BaseSchedulingPolicy):
  def init(self, servers, stomp stats, stomp params):
  def remove task from server(self, sim time, server):
  def assign task to server(self, sim time, tasks):
    if (len(tasks) == 0):
      return None
    target server type = tasks[0].mean service time list[0][0]
    for server in self.servers:
      if (server.type == target server type and not server.busy):
        server.assign_task(sim_time, tasks.pop(0))
        return server
    return None
```



## **Simulation Parameters and Configuration**

Example JSON configuration file:

```
'general" : {
     "logging level":
                              "INFO",
     "random seed":
                              0,
                              ".",
     "working dir":
     "basename":
     "pre_gen_arrivals":
                              false,
     "input trace file":
     "output trace file":
 },
 "simulation" : {
     "sched policy module":
                              "policies.simple policy ver3",
     "max tasks simulated":
                              10000.
     "mean_arrival_time":
                              50.
     "distribution":
                              "Poisson",
     "power_mgmt_enabled":
                              false,
     "max queue size":
                              1000000,
```

```
'servers" : {
         "cpu_core" : { "count" : 8 },
         "gpu": { "count": 2 },
         "fft_accel" : { "count" : 1 }
      },
"tasks" : {
         "fft" : {
             "mean service time" : {
                 "cpu_core" : 500,
                 "apu"
                             : 100,
                 "fft accel" : 10
             },
             "stdev service time" : {
                 "cpu core" : 5.0,
                 "apu"
                             : 1.0,
                 "fft_accel" : 0.1
```


# **Running STOMP**

```
ripper 00:44 ~/research/IBM/STOMP/stomp_clean:
```



# **AVSched: Scheduling Policies**

- Policies conceived to optimize response time while meeting real-time and criticality (safety) constraints
  - Real-time-aware-only schedulers Learned lesson are not enough for AV applications
  - AVSched also considers task criticality, showing significant benefits over real-time-aware-only schedulers



Comparison against existing real-time-aware schedulers:


 Workload: AV pipeline including object detection/tracking, localization, and mission/motion planning

- Metrics: mission time and PE utilization
- **Scenarios:** rural, semi-urban, urban

 AVSched achieves significant improvements over state-of-the-art real-time schedulers



Task criticality plays a key role driving AVSched's decision



8 single-core ARM Cortex-A57 CPUs

Baseline schedulers complete only a fraction

of the mission at the

maximum safe speed of

AVSched before missing

a critical DAG

deadline

2 NVIDIA Maxwell GPUs

1 tracking accelerator


• 1 localization accelerator

• 1 detection accelerator




.epEDF ADS

# Scheduler Library: STOMP Deployment into a Real SoC





- First beta version available: <a href="https://github.com/IBM/scheduler-library">https://github.com/IBM/scheduler-library</a>
  - Tailored to Mini-ERA
  - Extension to other applications in progress





- Where all the magic happens
- User-specified (plug & play)
- Previously defined and evaluated using STOMP




Scheduler Library


(beta version)







# **Summary and Path Forward**





# Thank you

Dr. Augusto Vega Research Staff Member

=

ajvega@us.ibm.com @AugustoJVega ibm.com

